

Power efficient offset compensated Track and Hold circuit

Using Transmission gate based boot strapping

Siva Krishna Buchi, Dr. M. Sailaja

Electronics and Communication Engineering
JNTU Kakinada University
bskrishna111@gmail.com

Electronics and Communication Engineering
JNTUK Kakinada , Ap
maruvada.sailaja@gmail.com

ABSTRACT:

Different sample and hold (S/H) circuits are introduced, analyzed and simulated in this paper. It aims to illustrate the suitable sample and hold (S/H) circuit technique that is used in low voltage operation. Sample-and-hold (S/H) is an important analog building block with many applications, including analog-to-digital converters (ADCs) and switched-capacitor filters. The function of the S/H circuit is to sample an analog input signal and hold this value over a certain length of time for subsequent processing. Different sample and hold (S/H) circuits are introduced, analyzed and simulated in this paper. It aims to illustrate the suitable sample and hold (S/H) circuit technique that is used in low voltage operation. All Clocked fully differential schemes are less sensitive to charge injection and other errors than conventional offset compensation schemes. Final proposed Ultra-Low-Power transmission gate based boot strapping method is proposed for efficient implementation of sample and holding circuit.

KEYWORDS: Track and Hold circuit, low power consumption, switched-capacitor filters ,low chip area, sampling switch.Clocked fully differential schemes, Transmission Gate, based boot strapping

INTRODUCTION:

ADC plays a vital role in component for Digital Signal Processor because most signals in the natural world such as voltage, current, and voice are analog. Sample and Hold circuits are required in front of high speed ADCs to improve their performance. Also its CMOS implementation is very important because of its low cost and single-chip integration of analog and digital parts is possible. We have designed a high-speed CMOS S/H circuit. High-speed S/H circuits for low voltage operation have already been implemented with BiCMOS and bipolar technologies. . Its use allows most dynamic errors of A/D converters to be reduced, especially those showing up when using high frequency input signals. Track and hold circuit is inserted in front of a comparator array of a flash A/D converter to keep comparator's input voltages constant while the comparators are settling their output voltage levels. At the circuit level in the low voltage operation. If the sum of the absolute value of the PMOS threshold voltage and that of the NMOS is greater than the supply voltage. The conventional analogue

switches consist of transmission gates may not be fully turned on as they are under a higher voltage operation. The MOSFETs expected to be turned on may have extremely poor conductance and would limit the bandwidth of the circuits. Therefore, a bootstrapped technique is required which has been proved. This Project includes different approaches for track and hold circuit. This paper investigates effect of various design schemes and circuit topology for track-and-hold circuit to achieve acceptable linearity, high slew rate, low power consumption and low noise. Superior speed & acceptable linearity of source-followers makes it promising candidate for the purpose of this work.

LITERATURE REVIEW From the rigorous review of related work and published literature it is observed that many researchers have designed different techniques for high speed communication in different technologies. Since the real world today VLSI/CMOS very much in demand, from the careful study of reported work it is observed that track and hold circuit is the fundamental block for block for A to D converters. Its used for most dynamic errors of A to D converters to be reduced especially high frequency input signal. A.N. Karanicolas, "A 2.7-V 300-MS/s track-and-hold amplifier," IEEE J. Solid-State Circuits, Dec,1997. In this Paper A.N. Karanicolas invented a fully differential bipolar track and hold amplifier(THA) employed an openloop linearization technique compatible with low supply voltage. A feed through reduction method utilized the junction capacitance of a replica switch to provide a close match to the junction capacitance of the main switch.[1] W. Yu, S. Sen and B. H. Leung, "Distortion Analysis of MOS Track-and-Hold Sampling Mixers Using TimeVaryingVolterraSeries",IEEE Transactions on circuits and systems-II: Analog and Digital Signal Processing, vol. 46, No. 2, Feb.1999. In this paper time-varying theory of Volterra series is developed and applied in the sampleddata domain to solve for harmonic and intermodulation distortion of a MOS-based track-and-hold sampling mixer with a nonzero fall-time LO waveform. Distortion due to sampling error is also calculated. These results, when combined with the continuous-time solution, quantify harmonic and intermodulation distortion of a track-andhold type mixer completely. Closed form solutions are obtained. As a practical consequence, it is shown that for certain fall-time, the distortion of track-and-hold mixers can be better than what would be predicted by a simple application of time-invariant Volterra series theory.[2] A. Boni, A. Pierazzi, and C. Morandi, "A 10-b 185- MS/s track-and-hold in 0.35- μ m CMOS,"IEEE J. SolidStateCircuits,,Feb. 2001. This master paper described the design of a track-and-hold (T&H) circuit with 10bit resolution, 185MS/s. It is designed in a 0.35 μ m CMOS process. The circuit is supposed to work together with a 10bit pipelined analog to digital converter.[3] Mohammad Hekmat and VikramGarg, "Design and Analysis of a Source-Follower Track-and-Hold Circuit", EE315 (VLSI data conversion circuits), June 2006, this paper investigates effect of various design schemes and circuit topology for track and-hold circuit to achieve acceptable linearity, high slew rate, low power consumption and low noise.[4] TakahideSATO†a), Member, Isamu MATSUMOTO, Nonmember,Shigetaka TAKAGI, Member, and Nobuo FUJII, Fellow, "Design of Low Power Track and Hold Circuit Based on Two Stage Structure",june 2008. In this paper, two track and hold circuits are designed and implemented using

65 nm CMOS technology. The first circuit is based on a dummy switch topology to decrease the charge injection error. The second circuit used a clock linearization technique to reduce the sampling instant inaccuracy. Simulation results showed that the track and hold circuit based on dummy transistor technique presented the best performances in terms of rapidity and accuracy.[5]

SAMPLE AND HOLD CIRCUIT:

A Sample and Hold Circuit, sometimes represented as S/H Circuit or S & H Circuit, is usually used with an Analog to Digital Converter to sample the input analog signal and hold the sampled signal. In the S/H Circuit, the analog signal is sampled for a short interval of time, usually in the range of 10 μ S to 1 μ S. After this, the sampled value is hold until the arrival of next input signal to be sampled. The duration for holding the sample will be usually between few milliseconds to few seconds.

The following image shows a simple block diagram of a typical Sample and Hold Circuit.




Fig1: General sample and hold

Need for Sample and Hold Circuits

If the input analog voltage of an ADC changes more than $\pm 1/2$ LSB, then there is a severe chance that the output digital value is an error. For the ADC to produce accurate results, the input analog voltage should be held constant for the duration of the conversion. As the name suggests, a S/H Circuit samples the input analog signal based on a sampling command and holds the output value at its output until the next sampling command is arrived.




Fig2:Input and output waves of S&H

Let us understand the operating principle of a S/H Circuit with the help of a simplified circuit diagram. This sample and hold circuit consist of two basic components:

- Analog Switch
- Holding Capacitor

Figure1 circuit tracks the input analog signal as shown in figure2 until the sample command is changed to hold command. After the hold command, the capacitor holds the analog voltage during the analog to digital conversion.

OFFSET COMPENSATED MILLER T/H:

The track and hold (T/H) circuit of Fig. 3 is a modified version of the circuit of Fig. 2 that is able to compensate offset by storing its amplified version. This is done in order to make offset compensation less sensitive to charge injection and to other errors. A differential input stage (A_{oc1}) and an auxiliary differential output stage (A_{oc2}) have been added in order to store an amplified version of the total offset voltage. The outputs of three input stages (terminals A and B) are connected in parallel. Fig. 3c shows the transistor level schematic of the proposed T/H. The auxiliary input stage (A_{oc1}) is formed by transistors $Mn3$, and $Mn3'$ while the auxiliary output stage (A_{oc2}) is formed by $Mocp$, $Mocn$, $Mocp'$, and $Mocn'$. The proposed circuit works as follows:

1) During the hold phase $_H$, switches $S3$, $S3'$, $S5$, and $S5'$, are closed (Fig. 4a). This connects the inputs of the




Fig. 3.Clocked fully differential offset compensation T/H. (a): Internal structure. (b): Voltage follower configuration. (c): Transistor level schematic. (d): Implementation of CMF in FD T/H.




Fig. 4.Proposed T/H circuit including offset voltages. (a): During hold phase $_H$. (b): During track phase $_T$.

main amplifier to ground while the auxiliary amplifier implements an amplifier with gain $G_{oc} = 1 + R_2/R_1$. Its output voltage is given by $V_{oc} = (1 + R_2/R_1)(V_{os1} + V_{os2} + V_{os3})$.

2) During the track phase the main amplifier is connected as a FD buffer and the amplified offset V_{oc} is held by the compensation capacitors C_{coc} (Fig. 3b). In this case V_{oc} performs as a DC voltage source that generates a voltage $V_X - V_X' = V_{os1} + V_{os2} + V_{os3}$ at the input of the auxiliary amplifier. This compensates the offset of all input stages and leads to an offset free main amplifier output $V_o = V_{in}$.

TRANSMISSION GATE BASED BOOT STRAPPING:

The multiplier circuit consists of M1, M2, C1 and C2. In below Figure, the gate of the NMOS transistor M3 which is responsible for charging the capacitor C3 is biased by the multiplier circuit. On the other hand, in below Fig, the NMOS transistor M3 is replaced by a PMOS transistor M3 and its gate is biased by the gate of the bootstrapped switch. M3 will charge C3 to (VDD) in the off-state of the bootstrapped switch while in the on-state, the stored charge in C3 will be applied to the gate-source voltage of the bootstrapped switch. Both circuits make the gate-source voltage of the bootstrapped switch constant and equal to the supply voltage independent of the input signal. This result in small and constant resistance of the sampling switch. The main important feature of the proposed modified low-power bootstrapped circuit is power consumption. It consumes less amount of power compared to the other presented bootstrapped S/H circuit in medium and high-frequency applications. In addition to that, the SNDR will not have degradation even in the high-frequency application.




Fig5: Low-power bootstrapped S/H circuit without multiplier circuit.




Fig6: Input signal with the clock pulses formed on G for the low-power bootstrapped S/H circuit without multiplier circuit.

RESULT:




Fig7 : schematic of clocked fully differential circuit




Fig 8 : Transmission gate based bootstrapping track and hold circuit




Fig 9 : waveform of fully differential track and hold circuit




Fig 10 : output waveform of Transmission gate based bootstrapping track and hold circuit

CONCLUSION

Being a part of the ADC sample and hold is consuming high power. For low power consumption, Various sample and hold circuits like Bootstrap Circuit, Low-Power Bootstrapped S/H Circuit without Multiplier Circuit & clocked differential circuits are presented for better performance and low power consumption at different frequency applications. Finally In this paper the design of Clocked fully differential offset compensation T/H and TG based bootstrapped methods are presented with detailed design calculations. Fully accurate zero DC offset output sample is obtained with more reliable.

REFERENCES

- [1] XiaoyuanXu, XiaodanZou, Libin Yao and Yong Lian, "A 1-V 450- nW fully integrated biomedical sensor interface System," IEEE Symp. VLSI Circuits Dig. Tech. Papers, pp. 78-79, June. 2008.
- [2] Ming Yin and MaysamGhovanloo, "A flexible clockless 32-ch simultaneous wireless neural recording system with adjustable resolution," in ISSCC Dig. Tech. Papers, pp. 432-433, February. 2009.
- [3] Chatterjee, A.Nandakumar, M.Chen, I. "An investigation of the impact of technology scaling on power wasted as short-circuit current in low voltage static CMOS circuits". Proceedings of the International Symposium on Low Power Electronics and Design, Monterey, CA, USA, 12–14 August 1996; pp. 145–150.
- [4] Yuffe, M. Knoll, E. Mehalel, M. Shor, J. Kurts, T. "A Fully Integrated Multi-CPU, GPU and MemoryController 32 nm Processor". In Proceedings of IEEE International Solid-State Circuits Conference(ISSCC), San Francisco, CA, USA, 19–23 February 2011.
- [5] M.VanElzakker, E.VanTuijl, P.Geraedts, D.Schinkel, E.klumperink, and B.Nauta, "A 1.9Mw

- 4.4fJ/Conversion/Step 10b 1MS/s charge-redistribution ADC”, ISSCC Dig.Tech.Papers, pp.244-610, Feb.2008. International Journal of VLSI design & Communication Systems (VLSICS) Vol.8, No.1, February 2017 29
- [6] Y.K. Chang, C.S. Wang, and C.K. Wang, “A 8-bit 500-KS/s low power SAR ADC for bio-medical applications”, Asian Solid-State Circuits Conference (A-SSCC) Dig. Tech. Papers, pp. 228-231, November. 2007.
- [7] Agnes, E. Bonizzoni, P. Malcovati, and F. Maloberti, “A 9.4- ENOB 1V 3.8 μ W 100kS/s SAR ADC with time-domain comparator”, ISSCC Dig. Tech. Papers, pp. 246-247. February. 2008.
- [8] N. Verma and A. Chandrakasan, “A 25 _W 100 kS/s 12 bit ADC for wireless micro-sensor applications,” in IEEE Int. Solid-State Circuits Conf. (ISSCC 2006) Dig. Tech. Papers, San Francisco, CA, February. 2006, pp. 222–223.
- [9] T.-C. Lu, L.-D. Van, C.-S. Lin, and C.-M. Huang, “A 0.5 V 1 KS/s 2.5 nW 8.52-ENOB 6.8 fJ/conversion-step SAR ADC for biomedical applications,” in Proc. IEEE Custom Integr. Circuits Conf. (CICC), September. 2011, pp. 1–4.
- [10] S.-K. Lee, S.-J. Park, H.-J. Park, and J.-Y. Sim, “A 21 fJ/conversionstep 100 kS/s 10-bit ADC with a low-noise time-domain comparator for low-power sensor interface,” IEEE J. Solid-State Circuits, vol. 46, no. 3, pp. 651–659, March. 2011.
- [11] Zhang, D., et al. (2012). A 53 nW 9.1-ENOB 1-kS/s SAR ADC in 0.13- μ m CMOS for medical implant devices. IEEE Journal of Solid-State Circuits, vol. 47, no. 7, pp 1585–1593, July 2012
- [12] Harpe, P., Cantatore, E., Haller, G., & Murmann, B. A 2.2/2.7fJ/conversion-step 10/12b 40kS/s SAR ADC with data driven noise reduction. IEEE International Solid-State Circuits Conference Digests of Technical Papers (ISSCC), pp. 270–271, (2013).
- [13] Pci interface implementation using CPLD and FPGA devices; Finkelstein, E.; Weiss, Shlomo. Electro technical conference. mediterranean.
- [14] High performance FPGA controller for digital control of Power electronics application Sugahara, K.; Oida, S.; Yokoyama, T. Power electronics and motion control conference, 2009- IEEE paper.
- [15] Open 64 compiler to power PC processor minglin, Zhenyangyu, Embedded software and system symposia, 2008.
- [16] Interfacing 16-bit-1-MSPS ADC to FPGA based signal processing card Gupta, P.; Kuma, N.-WICT, 2011
- [17] Versa module Euro card (VME bus: a practical companion, the system engineers hand book by the Morgan Kaufmann series
- [18] System design consideration for FPGA synthesis Olsen, G. Wescon 194. Idea/microelectronics conference Record.