

# Limited Switches and DC Sources in Hybrid Symmetrical Cascaded Multilevel Inverter

C. REVATHI, Y. SAI SUNIL

Electrical and Electronics Engineering Department,  
Anantha Lakshmi Institute of Technology and Sciences, Anantapur, Andhrapradesh-515721.

## Abstract

Research in several new topologies of Multilevel inverter (MLI) has been carried out rapidly day by day. Recently several topologies have been introduced achieving higher levels with reduced device counts and DC sources. In this paper a new hybrid symmetric MLI is proposed. This topology has reduced number of controlled switches, DC sources and numbers of capacitors which are very less compared to all the conventional topologies existed before. It reduces cost, size, complexity and hence enhances inverter efficiency.

Keywords: Symmetric MLI, Asymmetric MLI, Hybrid topology, THD, Modulation Index (MI)

## INTRODUCTION

As the MLI has less THD and less switching losses it receives demanding popularity in terms of topology and in control scheme in the field of medium voltage, high power DC/AC conversion system [1]. The traditional MLIs are of various types and many of the literature are published with respect to their advantages and disadvantages [2]. Among all the existing topologies cascaded Multilevel inverter (CMLI) is popular because of its simplicity but it requires a number of isolated DC sources [3]. On the basis of the DC source voltages the CMLI are of two types i.e. Symmetrical MLI and Asymmetrical MLI [4]. From last few years different topologies have been developed by utilizing unidirectional and bidirectional switches [5]-[7]. Though by the implementation of asymmetrical MLI the number of levels increases giving reduced THD, asymmetric converter is not really appreciated because they are not suitable for high voltage industrial application for its variable DC sources. [8]-[9]. However the

proposed topology can be hybridized further to achieve higher levels [10]-[11].

## RESEARCH METHOD

### A. Existing Topology

It has two voltage sources  $V_1$  and  $V_2$  along with two capacitors  $C_1$  and  $C_2$  which act like voltage divider circuit [6]. If the values of  $V_1 = V_2$  it is treated as symmetrical otherwise asymmetrical. Existing Topology produces 7/9/11 levels with certain voltage combinations [10].




Figure 1: Existing Topology

For 7 level asymmetrical  $V_1 = 2V$ ,  $V_2 = V$  and  $V_{dc} = V$ . For 9 level symmetrical  $V_1 = V_2 = V$ . For 11 level asymmetrical  $V_1 = 4V$ ,  $V_2 = V$  in this existing topology.

### B. Modified Topology

Existing Topology produces upto 11 levels and higher levels have not been achieved with this topology. Hence to achieve higher levels (i.e. 13<sup>th</sup> and 17<sup>th</sup>) modified Topology has been proposed. With increase in number of levels THD has been reduced significantly in asymmetrical configuration. However this modified topology also achieve 9 levels in symmetrical configuration.




Figure2: Modified Topology

Table1: Switching States

13 Levels			17 Levels		
Output	Conducting switches	Conducting Diodes	Output	Conducting switches	Conducting Diodes
$V_{dc}$	$S_1, S_2, S_3$	D1, D4	$V_{dc}$	$S_1, S_2, S_3$	D1, D4
$2V_{dc}$	$S_1, S_4, S_3$	D5, D6	$2V_{dc}$	$S_1, S_2, S_3$	NIL
$3V_{dc}$	$S_1, S_6, S_3$	D1, D4, D5, D8	$3V_{dc}$	$S_1, S_4, S_3$	D5, D8
$4V_{dc}$	$S_1, S_4, S_3$	NIL	$4V_{dc}$	$S_1, S_2, S_3$	D1, D2, D3, D4
$5V_{dc}$	$S_1, S_2, S_3$	D1, D4	$5V_{dc}$	$S_1, S_6, S_3$	D5, D8
$6V_{dc}$	$S_1, S_1, S_3$	NIL	$6V_{dc}$	$S_1, S_4, S_3$	NIL
0	$S_1, S_2, S_7$	NIL	$7V_{dc}$	$S_1, S_2, S_3$	D1, D4
$-V_{dc}$	$S_1, S_3, S_7$	D2, D3	$8V_{dc}$	$S_1, S_1, S_3$	NIL
$-2V_{dc}$	$S_1, S_1, S_6$	D7, D6	0	$S_1, S_2, S_3$	NIL
$-3V_{dc}$	$S_1, S_6, S_7$	D7, D6, D2, D3	$-V_{dc}$	$S_1, S_2, S_3$	D2, D3
$-4V_{dc}$	$S_1, S_1, S_7$	NIL	$-2V_{dc}$	$S_1, S_2, S_4$	NIL
$-5V_{dc}$	$S_1, S_3, S_7$	D2, D3	$-3V_{dc}$	$S_1, S_1, S_7$	D7, D6
$-6V_{dc}$	$S_1, S_4, S_7$	NIL	$-4V_{dc}$	$S_1, S_2, S_7$	D2, D3, D7, D6
x	x	x	$-5V_{dc}$	$S_1, S_6, S_4$	D7, D6
x	x	x	$-6V_{dc}$	$S_1, S_1, S_7$	NIL
x	x	x	$-7V_{dc}$	$S_1, S_2, S_3$	D2, D3
x	x	x	$-8V_{dc}$	$S_1, S_4, S_7$	NIL

The modified topology produces as mentioned in table 1. This section of the paper represents various switching states of proposed asymmetrical cascaded MLI. It shows  $V_1 = V/2$ ,  $V_2 = V$  where  $V_{dc} = V/4$  to generate 13 levels and  $V_1 = V/2$ ,  $V_2 = 3V$  where  $V_{dc} = V/2$ , to generate 17 levels. This section also explains binary configuration where one source voltage value is double the value of other and ternary where one source voltage value is thrice the value of other source voltage.

### C. Hybrid Topology

Two or more basic units can be added as shown in fig.3 to achieve higher levels. The switching states of the topology has been represented in Table 2. It represents the symmetrical configuration where all the source voltages are same in magnitude.  $V_1 = V_2 = V$  and  $V_{dc} = V/2$ . In this case all the voltage sources are equal in magnitude giving symmetrical configuration of cascaded multilevel inverter.




Figure3: Hybrid Topology

Table2: Switching States

Output voltages	Conducting switches
$V_{dc}$	$S_1, S_8, S_2, S_{44}, S_{88}, S_{22}$
$2V_{dc}$	$S_8, S_4, S_{44}, S_{88}, S_{22}, S_3$
$3V_{dc}$	$S_1, S_8, S_{44}, S_{88}, S_{22}, S_3$
$4V_{dc}$	$S_8, S_1, S_{44}, S_{88}, S_{22}, S_3$
$5V_{dc}$	$S_8, S_{11}, S_{55}, S_{88}, S_{22}, S_3$
$6V_{dc}$	$S_8, S_1, S_{44}, S_{88}, S_{33}, S_3$
$7V_{dc}$	$S_8, S_1, S_{55}, S_{88}, S_{33}, S_3$
$8V_{dc}$	$S_8, S_1, S_{11}, S_{88}, S_{33}, S_3$
0	$S_4, S_8, S_2, S_{44}, S_{88}, S_{22}$
$-V_{dc}$	$S_5, S_7, S_3, S_{11}, S_{77}, S_{33}$
$-2V_{dc}$	$S_1, S_7, S_2, S_{11}, S_{77}, S_{33}$
$-3V_{dc}$	$S_5, S_7, S_2, S_{11}, S_{77}, S_{33}$
$-4V_{dc}$	$S_4, S_7, S_2, S_{11}, S_{77}, S_{33}$
$-5V_{dc}$	$S_4, S_7, S_2, S_{55}, S_{77}, S_{33}$
$-6V_{dc}$	$S_4, S_7, S_2, S_{11}, S_{77}, S_{22}$
$-7V_{dc}$	$S_4, S_7, S_2, S_{55}, S_{77}, S_{22}$
$-8V_{dc}$	$S_4, S_7, S_2, S_{44}, S_{77}, S_{22}$

A MLI produces a stepped output voltage by additive or subtractive combination of input DC source voltages. Thus the voltage wave form consists of multiple levels with both positive and negative polarities. The proposed topology can be applied in higher voltage application by reducing the problem of voltage stress across the switch.

#### D. Equations For Hybrid Topology

If  $N = \text{No. of levels}$ ,

$$\text{Total number of controlled switches required} = (N-1) \quad (1)$$


$$\text{Total numbers of diodes required} = (5/4) \times (N-1) \quad (2)$$

$$\text{Total number of DC sources required} = (1/4) \times (N-1) \quad (3)$$


$$\text{Total number of capacitors required} = (1/2) \times (N-1) \quad (4)$$

### MATLAB SIMULATION

#### A. MODIFIED TOPOLOGY



**Figure 4:** (a) Output voltage and current for 13 level



**Figure 4:** (b) Output voltage and current for 17 level

The levels have been simulated in MATLAB 13 version. The output voltage and current are obtained as mentioned in


fig. 4. As the number of levels increases due to unsymmetrical voltage combination, the waveforms become more sinusoidal, reducing THD. Load is RL load having  $R=10\Omega$  and  $L=25\text{mH}$  where carrier frequency is 10 KHz.

**Table 3:** Current THD for 13 level and 17 level


Carrier Frequency in KHz	$I_{\text{THD}}(13\text{level})$	$I_{\text{THD}}(17\text{level})$
1	1.91	1.1
3	1.45	0.98
5	1.05	0.91
7	0.94	0.82
10	0.81	0.74

#### B. Hybrid Topology

Same load is also connected with the hybrid topology in symmetrical configuration. The results are obtained as shown in fig. 5. Fig. 6 and Fig. 7 represent the voltage and current THD of the hybrid topology.



(a)



(b)

**Figure 5:** Output voltage and current in R-Load and Fig. 5(b) Output voltage and current in RL-Load




Figure6(a):VoltageTHD




Figure6(b):Current THD

Table4.CarrierFrequenciesvsTHDs

Carrier frequency in KHz	$V_{O/p}$ in Volt	$I_{O/p}$ in Ampere	$V_{THD}$	$I_{THD}$
1	37.29	2.93	7.05	1.61
3	37.5	2.91	7.81	1.34
5	37.67	2.96	8.15	0.96
7	37.68	2.95	9.2	0.76
10	38	2.94	7.27	0.61

The Table4.represents thatwith increase incarrier frequenciestheoutputvoltageandcurrent remainnearlysame but the voltage THD increases and current THD reduces.Thereforemoresinusoidalcurrentwaveformhasbeen achieved.

Table5.ModulationIndexvs $V_{THD}$

MODULATION INDEX	$V_{THD}$
0.6	13.5
0.7	11.7
0.8	9.8
0.9	8.4
1	7.27

It has been observed that in a same carrier frequency the voltage THD reduces as we go on increasing the Modulation Index.




Figure7(a): $V_{THD}$ and $I_{THD}$ vsCarrier Frequencies




Figure6(b): $V_{THD}$ vsModulation Index

## CONCLUSION

In this paper a hybrid topology and again how it can be analyzed has been discussed. The hybrid topology has been compared with other topologies mentioned in the literature survey. It has been concluded that with other existed topologies it has less number of DC sources and semiconductor switches to achieve the same level. Also it has been observed that with increase in levels THD reduces. For same carrier frequency and same load with increase in Modulation index THD also reduces. These features are remarkable in hybrid topology. However this topology can be tested in unsymmetrical condition also.

## REFERENCES

- [1] Rodriguez, J., Bernet, S., Wu, B., Pontt, J. O., Kouro, S.: "Multi level voltage source converter topologies for industrial medium voltage drives", *IEEE Trans. Ind. Electron.*,

2007,54,(6),pp2930-2945.

- [2] José Rodríguez,Jih-ShengLai,And Fang ZhengPeng, “Multilevel Inverters: A Survey Of Topologies, Controls, And Applications”,*IEEE Transactions On Industrial Electronics*, Vol. 49, No. 4, August 2002.
- [3] De,S.,Banerjee,D.,Sivakumar,K.,Gopakumar,K.,Ramchand,R.Patel,C.:’Multilevel inverter for low power application’,*IET Power Electron.*,2011,4,(4),pp. 384-392.
- [4] ShalchiAlishan,R.,Nazarpour,D.,Hosseini,S.H.,Sabahi, M.:’Noveltopologiesforsymmetric,asymmetricand cascadedswitched–diodemultilevelconverterwith minimumnumber of power electronic componts”,*IEEE Trans.Ind.Electron.*,2014,61,(10),pp. 5300-5310.
- [5] Mokhberdoran,A.,Ajami,A.:’Symmetric and asymmetricdesignandimplementationofnewcascaded multilevel inverter topology”,*IEEETrans.PowerElectron.*,2014,29,(12),pp. 6712-6724.
- [6] Babaei,E.Hossini,S.H.,Gharehpetian,G.B.,Haque,M.T., Sabahi,M.:’Reductionofdcvoltagesourcesand switches in asymmetrical multilevel converters using a novel topology.”,*J.Electr.Power Syst.Res.*,2007,77,(8),pp.1073-1085.
- [7] Gupta ,K.K.,Jain,S.:’Topology for multilevel inverters to attain maximum number of levels from given DC sources”,*IET Power Elecron.*,2012,5,(9),pp.1748-1753
- [8] Abdul Halim Mohamed Yatim, and Ehsan Najafi,Designand Implementationof a New Multilevel Inverter Topology, *IEEE transactions on industrial electronics*, vol. 59, no. 11, november 2012.
- [9] G. Prakash M., et al., “A new multilevel inverter with reduced number of switches,” *International journal of PowerElectronicsandDrivessystem*,vol/issue:5(1), pp.63-70,2014.
- [10] ShivamprakashGautam,Lalit Kumar, ShubhrataGupta,’Hybrid topology of symmetrical multilevel inverter using less number of devices’,*IET Power Electron.*,2015,8,(11),pp.2125-2135.
- [11] Lipika Nanda, A. Dasgupta, U. K. Rout ,”A Comparative Studies of Cascaded Multilevel Inverters Having Reduced Number of Switches with R and RL-Load”, *International journal of Power Electronics and Drives system* Vol. 8, No. 1, March 2017, pp. 40~50